• search hit 1 of 1
Back to Result List

Circuit and architectural techniques for minimum-energy operation of SRAM-based caches

  • To continue reducing voltage in scaled technologies, both circuit and architecture-level resiliency techniques are needed to tolerate process-induced defects, variation, and aging in SRAM cells. Many different resiliency schemes have been proposed and evaluated, but most prior results focus on voltage reduction instead of energy reduction. At the circuit level, device cell architectures and assist techniques have been shown to lower Vmin for SRAM, while at the architecture level, redundancy and cache disable techniques have been used to improve resiliency at low voltages. This paper presents a unified study of error tolerance for both circuit and architecture techniques and estimates their area and energy overheads. Optimal techniques are selected by evaluating both the error-correcting abilities at low supplies and the overheads of each technique in a 28nm. The results can be applied to many of the emerging memory technologies.

Download full text files

Export metadata

Additional Services

Search Google Scholar
Metadaten
Author:Brian Zimmer, Pi-Feng Chiu, Krste Asanović, Borivoje Nikolić
URN:urn:nbn:de:hbz:386-kluedo-43141
Document Type:Conference Proceeding
Language of publication:English
Date of Publication (online):2016/03/18
Year of first Publication:2016
Publishing Institution:Technische Universität Kaiserslautern
Date of the Publication (Server):2016/03/14
Tag:Cache; Low Power; Low Voltage; Processors; SRAM
Page Number:2
Faculties / Organisational entities:Kaiserslautern - Fachbereich Elektrotechnik und Informationstechnik
CCS-Classification (computer science):B. Hardware / B.3 MEMORY STRUCTURES / B.3.0 General
DDC-Cassification:6 Technik, Medizin, angewandte Wissenschaften / 621.3 Elektrotechnik, Elektronik
Collections:International Workshop on Emerging Memory Solutions
Licence (German):Standard gemäß KLUEDO-Leitlinien vom 30.07.2015